Forum Discussion

UserID4331231's avatar
UserID4331231
Icon for Occasional Contributor rankOccasional Contributor
29 days ago

IOPLL related clock constraints

Hello Every one  I am struggling with creating clock constraint and need help. I have agilix 10 FPGA design at project level top module I have input "iopll_clk_clk". this input is mapped to clo...
Compilation
Timing
UserID4331231's avatar
UserID4331231
Icon for Occasional Contributor rankOccasional Contributor
21 days ago

how do i do that ?

ShengN_altera's avatar
ShengN_altera
Icon for Super Contributor rankSuper Contributor
6 days ago

Any further update on the previous suggestion?