Altera_Forum
Honored Contributor
12 years agoIIR filter implementation in verilog
does anyone have the idea how to get rid of extra bits that comes in IIR filter due to feedback?each time the feedback occurs the inputs bits gets changed and so is the case with the output bits?I just need the concept of setting this bit width in IIR filter input ant output sides.