Forum Discussion
4 Replies
- Altera_Forum
Honored Contributor
we didn't put rx. we just put tx code. not rx.
- Altera_Forum
Honored Contributor
You did not initialize the reset value for reg a and reg b in module "dld". Like reg a=0,b =0; Or change the always process like below
always @ (posedge clk or posedge reset) if begin a <= 0; b <= 0; end else begin if(counter == 12'd2604) begin a <= transmit; b <= ~a; end end - Altera_Forum
Honored Contributor
Thank you for your help. I appreciate. Haha thanks! I was not good yesterday about feeling but right now I feel happy ! Thanks again. Sleep well !! Good night
- Altera_Forum
Honored Contributor
--- Quote Start --- You did not initialize the reset value for reg a and reg b in module "dld". Like reg a=0,b =0; Or change the always process like below always @ (posedge clk or posedge reset) if begin a <= 0; b <= 0; end else begin if(counter == 12'd2604) begin a <= transmit; b <= ~a; end end --- Quote End --- Thank you for your help. I appreciate. Haha thanks! I was not good yesterday about feeling but right now I feel happy ! Thanks again. Sleep well !! Good night