i have question about verilog. i coudln't make one clock. will u help me please.

i attached file & picure. our team creating uart verilog code. by using modelsim. i have 4 modules for FPGA and one module for simulation as like testbench. so i will explain shortly....