Forum Discussion

PonPon's avatar
PonPon
Icon for New Contributor rankNew Contributor
1 year ago

Frequency Counter Error

I'm not familiar with FPGA. I want to build a frequency counter, and below is my RTL code: module Edge_counter( input fin, input clk, input rst_n, output reg [15:0] cnt_out ); assign gat...
Hdl
Timing
TingJiangT_Intel's avatar
TingJiangT_Intel
Icon for Contributor rankContributor
1 year ago

As we do not receive any response from you on the previous question/reply/answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.