Frequency Counter Error

I'm not familiar with FPGA. I want to build a frequency counter, and below is my RTL code: module Edge_counter( input fin, input clk, input rst_n, output reg [15:0] cnt_out ); assign gat...