Forum Discussion

New Contributor

2 days ago

fanout issue

now I develop a project with agilext7 FPGA, the sysclk is 416MHz. the project has still WNS=-500ps TNS=-5000ns violation. from the fitter duplication summary report below, we can see that the mos...

Compilation

Timing

sstrell

Super Contributor

1 day ago

Can you show the actual failing paths in the timing report (a detailed slack/path report to see all the delay elements along the path)? Have you looked at the failing paths in the Chip Planner to see if there might be physical factors involved with the placement of the failing paths?