Altera_Forum
Honored Contributor
10 years agoError while executing: Force
Hello all,
I recently installed ModelSim, and am having all sorts of issues with it. I am trying to simulate a project that contains several Altera IP cores (counter, ROM, PLL, ALTDIDO) and am having no luck. I am running Analysis and Synthesis on the design, and then Tools->Run Simulation Tool->RTL Simulation. ModelSim starts, but I do see a few errors in the Transcript: # ** Error: C:/altera/15.1/modelsim_ae/win32aloem/vlog failed.# Error in macro ./DACSimulation_run_msim_rtl_vhdl.do line 12# C:/altera/15.1/modelsim_ae/win32aloem/vlog failed.# while executing# "vlog -vlog01compat -work work +incdir+D:/Users/[username]/Desktop/Research/Quartus\ II/January\ 2016/1_28_2016/dac {D:/Users/[username]/Desktop/Research/Q..." In addition, there are two 'suppressible' errors about names already being declared in this scope (I don't think these are causing issues). So, in my new simulation, I go to Library->work, and I see several of my IP cores. However, if I right click on them and select Simulate, I get an error: vsim work.ALTDDIO_CLK_OUT# vsim work.ALTDDIO_CLK_OUT # Start time: 14:52:13 on Feb 15,2016# ** Error: Failure to obtain a Verilog simulation license. Unable to checkout any of these license features: alteramtivsim or alteramtivlog.# Error loading design# End time: 14:52:13 on Feb 15,2016, Elapsed time: 0:00:00# Errors: 0, Warnings: 0 I'm not sure what I'm having license issues. I have a modelsim license *.dat in the installation directory. So, instead I right click on the IP instantiation and Create Wave. However, if I right click on a signal and select 'Clock', I get another error: force -freeze NewSig:/ALTDDIO_CLK_OUT/dataout 1 0, 0 {500 ps} -r 1000# Error while executing: force# Usage: force <object_name> {<value> [[@]<time_info>][, <value> [[@]<time_info>]...} [-freeze | -drive | -deposit] [-cancel [@]<time_info>] [-repeat [@]<time_info>] Can someone help me get my simulation working?