Custom-PHY Error in Qsys

Question

Hi,The following error is occurring on QSYS of Quartus Prime. Could you please tell me how to avoid the error? [composition] QSYS implements CustomPHY (xcvr_custom_phy_0), Reconfig macro (alt_xcvr_reconfig_0), and reset controller (xcvr_reset_controller). FPGA:Cyclone V GT(5CGTD5) Quartus Prime version:17.0.0 Build 595 [Error content] Synchronization Clock (tx_clkout1) for CustomPHY input signal pll_powerdown1 cannot be found. [My opinion] I think pll_powerdown1 does not need to be synchronized with tx_clkout1

sstrell · Answer

Every interface in a component, custom or otherwise, must be synchronous to a clock interface. I see tx_clkout0 in your screenshot, not tx_clkout1, so perhaps you did not create that clock interface.

If you think it should not be synchronous to that clock (it's just asynchronous control signals), you could set it as a conduit interface instead of a streaming sink.

himeno · Answer

Thank you for your advice.&gt;If you think it should not be synchronous to that clock (it's just asynchronous control signals), you could set it as a conduit interface instead of a streaming sink.I would like to change only pll_powerdown0/1 to conduit interface.If you know, could you please tell me?

sstrell · Answer

This is set on the Signals &amp; Interfaces tab of the Component Editor.  Right-click your custom component in the IP Catalog and select Edit to reopen the Component Editor.

himeno · Answer

thank you.Maybe there is a misunderstanding.The error is not the IP that I created using the component editor, but the Custom PHY IP that was automatically generated using the IP catalog.Even in that case, can I change from "streaming sink" to "conduit interface"?

kshitij_intel · Answer

Hi,Can you please share your current observation and issue.Thank you,Kshitij Goel

Forum Discussion

Custom-PHY Error in Qsys

8 Replies

Recent Discussions

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register