timing impact

Question

I performed compilation on two separate servers(A and B)using identical RTL source code and identical project configurations; however, the resulting timing violations differ between the two builds, with one server A has less timing violations.

Does a server with more CPU cores, higher clock speed and bigger RAM help improve project timing results?

anonimcs · Answer

Hi,Were they clean builds (removed all the generated files and (q)db/ folder) ? Previously generated files can have an impact on how the compiler places things, which can impact timing pretty much

zjj · Answer

Yes,&nbsp; the compile env in the two serve machine is cleaning.

Forum Discussion

timing impact

2 Replies

Recent Discussions

timing impact

timing signoff

QuartusPro25.3 STA Error

How to generate a netlist when the design includes encrypted sources

Mailbox Client IP - SEND_CERTIFICATE command through FPGA fabric