Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Can FPGA outputs be read back to Quartus or Matlab?

I've designed a demodulator using HDL. The input data is stored in lpm_rom, mif file generated by matlab. I want to verify the output in matlab too after the design is programmed in FPGA, is there a way to do that?

How can I store the output signal in a lpm_ram or something that can be read back to Quartus2, then import to matlab for analysis?

4 Replies

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    --- Quote Start ---

    How can I store the output signal in a lpm_ram or something that can be read back to Quartus2

    --- Quote End ---

    You need to write some addtional logic, mainly an address counter, and use a RAM instance with one port enabled for the in system memory editor tool. It's easily done with the MegaWizard. Or use SignalTap and export the data to a file.
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    --- Quote Start ---

    You need to write some addtional logic, mainly an address counter, and use a RAM instance with one port enabled for the in system memory editor tool. It's easily done with the MegaWizard. Or use SignalTap and export the data to a file.

    --- Quote End ---

    Thanks FvM!

    Sorry I am not very clear and have some concern

    I know SignalTap will do but it's very slow, and I think it's not suitable if the data need to be triggered becomes large. I want to store the outputs in the RAM then export it for Matlab. Does it make sense to log the output in RAM andread back in Matlab, even if the design is running in FPGA? I haven't used system memory editor before
  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    I don't see a principle difference between acquisition with Signaltap and a user design based on internal memory, neither in terms of available RAM capacity nor data transmission speed, as long you are using the JTAG interface to transmit the data. If you intend to use other interfaces, the user design can be faster, but would also involve more effort.

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    15 years ago

    --- Quote Start ---

    You need to write some addtional logic, mainly an address counter, and use a RAM instance with one port enabled for the in system memory editor tool. It's easily done with the MegaWizard. Or use SignalTap and export the data to a file.

    --- Quote End ---

    Hi Fvm, do you mean i should check "Allow In System Memory content Editor to capture and update content..." when creating the LPM_RAM?