Forum Discussion

PoletQuentin's avatar
PoletQuentin
Icon for New Contributor rankNew Contributor
9 months ago

[Agilex 7F] How to setup my EMIF IPs for the toolkit?

Hi,

I've been trying to reconfigure my existing EMIF IPs to make them reachable from the EMIF toolkit and be able to generate some eye diagrams. The topology I have :

2x EMIF calib IPs

7x EMIF IPs

One calib IP is connected to 3 EMIFs and the other to the 4 remaining. For the calib IPs, I selected "Add EMIF Debug Interface". For the EMIFs I did not do anything since "Note: Calibration Debug Options are set from EMIF Calibration IP which applies to all EMIFs connected to an I/O row".

When opening the system console, I can see the instances in the System Explorer tab, but not in the Toolkit Explorer (I loaded the sof file). 

Am I doing something wrong? Note that I DO NOT want to start again from an example design, or let me know if it won't change anything for me in terms of settings, behavior, ...

Also, if there's a way to generate the eye diagram "by hand" from the exported cal_debug port, I am more than interested. If there's any other way to automate the process of generating the eye diagrams, I would also be interested! 

Thanks!

 

general

8 Replies

  • PoletQuentin's avatar
    PoletQuentin
    Icon for New Contributor rankNew Contributor
    9 months ago

    Note: I am using Quartus 25.3 to build, 23.4 for the System Console

  • sstrell's avatar
    sstrell
    Icon for Super Contributor rankSuper Contributor
    9 months ago

    Sorry, you have to generate an example design for F-series devices for this to work.  It will be based on the settings you've specified for each of the interfaces so it would not be like starting from scratch.  The option you enabled for "Add EMIF Debug Interface" should be enabled in both the EMIF and calibration IP.  There is a method for multiple EMIF mentioned in the user guide and training.

     

    • PoletQuentin's avatar
      PoletQuentin
      Icon for New Contributor rankNew Contributor
      9 months ago

      Hi sstrell​ and thank you for your reply. Is there really no way around that constraint? Does it mean that I must have two FPGA builds for being able to test my DDR lanes? What does the example designs contains / adds that I can't do by myself in the IP settings or in RTL? Thanks 

  • PoletQuentin's avatar
    PoletQuentin
    Icon for New Contributor rankNew Contributor
    9 months ago

    I just selected the "Add EMIF..." everywhere in my IP settings, and started a new build, without re-doing the config as shown in the slide you shared (as it is super tedious to do...). The compilation's running...