NIOS II

Question

Hi
I am trying to implement a IPMI protocol using NIOS II processor (economic mode) in  MAX 10 FPGA (10M16SAU324I7G). While running the design i am getting the following error. Is there any way to make the processor occupy LUT instead of the M9K memory.  I have also attached the project file for reference.
 Error (170040): Can't place all RAM cells in designInfo (170034): Selected device has 61 memory locations of type M9K. The current design requires 77 memory locations of type M9K to successfully fit.Info (170033): Memory usage required for the design in the current device: 126% M9K memory block locations required

syafieqs · Answer

Hi SD,You have to select a larger device or make sure that no interaction problems occur between RAM due to assignments made to the design. Also make sure that all RAM are assigned the correct address and control signals.Below link could be useful reference as I found similar user encounter same issue https://community.intel.com/t5/Intel-Quartus-Prime-Software/what-is-the-meaning-of-quot-cant-place-all-ram-cells-in-design/td-p/144248

syafieqs · Answer

Regarding your question is there any way to make the processor occupy LUT instead of the M9K memory?

-I am not sure if there is parameter than can specify for resource type use in parameter editor for nios, If yes, you can select alm instead of m9k thus quartus will alm as resource when compile. You need to check this first.

Forum Discussion

NIOS II

2 Replies

Recent Discussions

Nios-V on Cyclone IV

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info

Unable to load Ashling Riscfree NiosV libraries

University Program IP for NiosV