Forum Discussion

New Contributor

4 years ago

NIOS II

Hi I am trying to implement a IPMI protocol using NIOS II processor (economic mode) in MAX 10 FPGA (10M16SAU324I7G). While running the design i am getting the following error. Is there any way to ...

Xeon_top.qar398 KB

SyafieqS

Super Contributor

4 years ago

Hi SD,

You have to select a larger device or make sure that no interaction problems occur between RAM due to assignments made to the design. Also make sure that all RAM are assigned the correct address and control signals.

Below link could be useful reference as I found similar user encounter same issue

https://community.intel.com/t5/Intel-Quartus-Prime-Software/what-is-the-meaning-of-quot-cant-place-all-ram-cells-in-design/td-p/144248

Forum Discussion

NIOS II

Recent Discussions

Nios-V on Cyclone IV

Correct way to use mSGDMA with a NIOSV/m processor on a MAX10 FPGA

NIOS SDK SBOM/FOSS info

Unable to load Ashling Riscfree NiosV libraries

University Program IP for NiosV