Altera_Forum
Honored Contributor
10 years agoCan I connect c0 and c1 from ALTPLL directly to pins in MAX10?
Hi all,
I'm want to test the PLL outputs for a nios system in a MAX10 fpga. I was told in another thread that I needed to add a clock bridge to simultaneously connect the output (c0 or c1) internally and externally. Instead of adding the clock bridge I decided to go really simple. I made a new project with just a clock source and the ALTPLL. I exported c0 and c1. Then, in the pin planner, I connected them to a couple of pins (I think it was PIN_A2 and PIN_A3). I programmed the sof file, connected the scope to the pins and nothing showed up. So I tried to program the pof file (CFM0). Still I see nothing in the scope. Am I doing this right in the sense that it is possible? or do I still need the clock bridge to connect c0 and c1 to physical pins? BTW qsys did complaint (warning) about a slave connection missing. Thanks