What is source clock of rx_core_clkout of Serial Lite IV IP

I'm considering to use Serial Lite IV with F-Tile of Agilex 7. I want to use the recovered clock from Serial Lite IV in the FPGA’s RTL to synchronize with another FPGA. However, I cannot find a rec...

Other Ips

Transceiver

CheepinC_altera
7 months ago
Hi,

As I understand it, you have some inquiries related to the RX recovered clock port port of the F-Tile Serial Lite IV IP. As I checked the F-Tile Serial Lite IV Intel® FPGA IP User Guide, it seems like there is no RX recovered clock output port supported in this IP. Sorry for the inconvenience.

Forum Discussion

What is source clock of rx_core_clkout of Serial Lite IV IP

Recent Discussions

F-Tile PCIe Root Port 1x Gen3x4 - Configuration Read Type 0 receives no answer

[Test] Agilex 5 TX PLL sharing

QPP 26.1 fails to generate PLL IP

[Test] Agilex 7 F-Tile PCIe mode supports

Altera Agilex PCIe core