Altera_Forum
Honored Contributor
11 years agoVIP Frame Buffer/Deinterlacer base address parameters
Hi gents,
I am some confused with base address parameter of Frame Buffer/Deinterlacer IP core. SDRAM controller have 64bit data width and 25-bit address width on avalon side. Frame Buffer/Deinterlacer also set to 64 bit data width. I have two frame buffers and one deinterlacer connected through the MM_bridge with following parameters : data width 64 bit, address width 25 bit, address units - words. So, should I specify base adress offset in bytes or in 64-bit words? I'm trying to optimize memory usage and faced with picture overlapping if I set offsets in 64 bit words. Regards, Sergey Burenkov