VIP Frame Buffer/Deinterlacer base address parameters
Hi gents, I am some confused with base address parameter of Frame Buffer/Deinterlacer IP core. SDRAM controller have 64bit data width and 25-bit address width on avalon side. Frame Buffer/Deinterl...