Hi all, I'm working on a custom board with nios2 + tse (10/100/1000) + DDR sdram... I'm trying to use a driver for triple speed eth under u-boot...the driver has been already tested on an altera demo board and is working fine.... On my custom board...the nightmare....I'm able to transmit correctly a packet (ARP request) to PC but when I get the response (ARP Reply) I find that the first byte of the packet (in the destination mac field) is always dropped... Really strange...at first I tought to some problem between sgdma_rx and ddr...something like a problem that avoid the first byte to be transferred in memory... Then I did this...I've enabled the rx_shift16 and I found that the packet is actually shifted by 2 bytes but the first byte of dmac field is always missing... In other words: arp request to PC: ff ff ff ff ff ff 01 02 3e 0a etc.. arp reply by PC: 01 02 3e 0a etc.. received : 02 3e 0a etc... rx_shift16 enabled: received : 00 00 02 3e 0a TSE seems always dropping one byte.... I don't know how solve it... Any help will be appreciated.. Carlo

What PHY are you using and what is the interface with the PHY? Did you constrain the I/O to the PHY and does the design meet timing requirements?

Hi Daixiwen..thanx for you reply....now I'm enabling loopback on mac to check problems with phy.... Phy is a more than standard DP83848C (that I've already on the demo and is working well)..interface is MII..I don't think that more than a reset and autoneg enable is needed...(anyway I see link going up correctly...) I have some doubt on the clock constraint...I don't remember but someone told me that the sdc automatically generated for tse doesn't constraint the 25 mhz input clock....am I wrong?? The only problem I can think about is a timing violation... Any idea??? Carlo

yes, the sdc generated with the TSE core only constrain the TSE's internal paths, you need to constrain the interface to the PHY yourself. It could be a good idea to add a signaltap probe on your MII interface to see what is going on. It could help you find the origin of the problem.

TSE-SGDMA something wrong | Altera Community

15 Replies

Altera_Forum
Honored Contributor
15 years ago
I don't think that you need to edit anything in the generated sdc file. However the interface to the PHY chip isn't constrained by that file, and you need to do it yourself.
Altera_Forum
Honored Contributor
15 years ago
Hi,

I created a SDC file for the PHY DP83848C some time ago. Maybe this file helps you out a little bit.
Like I understood it is necessary to create the TX and RX Clock in the SDC. After that you have to define which Pins are synchronus to these Clocks.
TEMP_SDC.zip0 KB
Altera_Forum
Honored Contributor
15 years ago
Hi all,
thread is becoming interesting....now it works...
I upload the constraints changes we added to make it work...obviously changes are due to fully constraint MII interface...

Carlo :)
tse.zip1 KB
Altera_Forum
Honored Contributor
15 years ago
--- Quote Start ---
I don't think that you need to edit anything in the generated sdc file. However the interface to the PHY chip isn't constrained by that file, and you need to do it yourself.
--- Quote End ---

Thanks. I tried to do it but my design still doesn't work. I'm going to be very depressed for this. What made me concerned about timing is a message I got in the "ignored constraints" in TimeQuest. There is a list of "clock creations" commands that comes from tse_constraints.sdc. I'm not an expert in this kind of architecture so my only way to debug by now was trying to run a simple_socket_server application. From NioS side everything seems to work, but I can't reach the erver anyway. DO you have a suggestion to me to break
the chain and investigate this problem?
I'm using TSE in RGMII mode.
Thank a lot.
Altera_Forum
Honored Contributor
15 years ago
The first thing to do in my opinion is to put some signaltap probes on the RGMII interface and see what is going on over there.

Forum Discussion

TSE-SGDMA something wrong

15 Replies

Recent Discussions

Can't generate F-Tile Ethernet Hard IP Design Example

Agilex 7 slew rate reconfiguration

Constraints not being picked for DCFIFO

Cyclone 10 GX IBIS-AMI models

F-Tile Ethernet Hard IP (100G)