Altera_ForumHonored Contributor15 years agoQuestion about streaming video protocol Hi all. Well, I know that CVI converts a generic input into an avalon st protocol compatibile data signal. Now, in my sistem i get a 27MHz pixel clock, while my video system is clocked @50MHz, a...Show More
Recent DiscussionsAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedRegarding MIPI CSI 2 TXDDR4 Problem Migrating from Arria 10 016 to 048PCIe Hard IP - Can 'valid' De-assert Between SOP and EOP During DMA Read Completion?MCDMA IP D2H Queue Reset Failure during Channel Re-allocation