Altera_ForumHonored Contributor15 years agoQuestion about simulation of VIP cores Hi, I'm doing a simulation of Clocked Video Input with Altera-Modelsim using NativeLink, but it seems the IP cores doesn't respond to my testbench as the attachment below, while I have successfull...Show More2010-6-29 15-25-28.JPG372 KB
Altera_ForumHonored Contributor15 years ago --- Quote Start --- Hi, how does your testbench lookslike ? Kind regards GPK --- Quote End --- Hi, GPK I have attached my testbench, thanks for help!Copy of CVI_modelsim.v5 KB
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design