Skip to contentBrand Logo
Forums
BlogKnowledge BaseAltera.com
RegisterSign In
  1. Altera Community
  2. Forums
  3. IP & Transceiver

Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

problem with dsp builder

Sometimes when I simulate a design I got these msgs in command window:

In c:\altera\80\quartus\dsp_builder\bin\matlab\alt_dspbuilder_mdl2xml.p>alt_dspbuilder_mdl2xml at 29

In c:\altera\80\quartus\dsp_builder\bin\matlab\private\alt_dspbuilder_matlabCommandCallback.p>alt_dspbuilder_matlabCommandCallback at 28

What does it mean?
No RepliesBe the first to reply

Recent Discussions

  • BrianSune_Froum's avatar
    Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset
    4 hours ago
    BrianSune_Froum
  • dncmrc1's avatar
    Stratix 10 Transceiver PHY bonding and multiple TX PLL clock inputs (for DisplayPort TX)
    15 hours ago
    dncmrc1
  • Mikhail_a's avatar
    Agilex-7 AXI MCDMA for PCIe hang
    20 hours ago
    Mikhail_a
  • xiaohao's avatar
    agilex 7 Platform Designer PIO addr width
    1 day ago
    xiaohao
  • Mikhail_a's avatar
    Agilex-7 MSI-X missing om AXI MCDMA for PCIe
    1 day ago
    Mikhail_a
Contact Us
Altera YoutubeAltera YoutubeAltera Twitter
  • Company Overview
  • Newsroom
  • Our Leaders
  • Careers
Subscribe to Altera Newsletter

© Altera Corporation | Terms of Use | Privacy Policy | Cookies | Trademarks | PSIRT

Altera Logo