Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

PCIe Hard IP: MSI race vs. latest DMA write

Hi! Does someone know the relationship between the latest DMA write, probably updating some memory structure, and the MSI sent autonomously by the hard IP? When can I assert app_msi_req so I do...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Okay, found the paragraph about the MSI datapath in the PCIe Compiler User Guide explaining how to use the adapter fifo states for ensuring correct ordering.

Case closed.