Altera_ForumHonored Contributor17 years agoPCI Express:Max_payload_size and lane width i have design a X4 pcie endpoint device based on Quartus pci express ip V7.2. when i plug the device to the x16 pice slot of my dell optiplex 620 host, the device can only be recognized as an ...Show More
Altera_ForumHonored Contributor17 years agoYes. The Root Complex and EP must use a common setting, otherwise TLPs would get regected.
Recent DiscussionsAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFOCan't generate F-Tile Ethernet Hard IP Design ExampleMAX10 TSE reference design