Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

output source synchronic clk using altlvds

I want to use altlvds like this:

use 4:1 altlvds output serial data,in order to output source synchronic clk,i use anothers 4:1 altlvds to sample input clk,Is this a right way?I know that the clk route throught global clk network,if I use clk as a signal ,it will be routed throught logic,will the performance be slower?

1 Reply

  • Altera_Forum's avatar
    Altera_Forum
    Icon for Honored Contributor rankHonored Contributor
    14 years ago

    The serializer that sends out the clock shouldn't be sampling the clock. Just tie off the 4 inputs to 1010 and you will send out a clock alongside your data. That should very nicely match your data output and you should have good timing.