Altera_ForumHonored Contributor15 years agoMultiple DDR2 HPC PingPong Scheme I am using 2 DDR2 HP controller in my design for the pingpong operation. ddr2_con ddr2_con_inst_a( ... .phy_clk (dram_clk_a), .pll_ref_clk (clk_50m), ... ); ddr2_con dd...Show More
Recent DiscussionsCyclone-V SCFIFO with M10K/MLAB memory - adding ECCAgilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wantedAgilex 7 slew rate reconfigurationSolvedAgilex-7 AXI MCDMA for PCIe hangConstraints not being picked for DCFIFO