MSGDMA Read and Write Masters

Question

Hi,The MSGDMA is deliberately designed to be modular.As such , if I wanted to utilise the Read and Write Master IP without the Dispatcher, there is no published specification for the Command and Response Ports.Why is that? Are we forced to use the Dispatcher with a Host port or can we use the FPGA fabric to interface with the Command and Response Ports directly assuming there is a specifcation for them somewhere?

jeet14 · Answer

HiPlease help to share more details on this.Device/development kit details used?are you using any GHRD or GSRD for this? Is this about the PCIe, MSGDMA and the PC Host driver?RegardsTiwari

ngord · Answer

Device/development kit details used? -MAX 10: 10M40DAF256I6G
are you using any GHRD or GSRD for this? -No
Is this about the PCIe, MSGDMA and the PC Host driver? -Its about the Command and Response Ports of the below.
There is zero information on them apart from telling me to use them with the Dispatcher which I dont want to do.
I want to add my own Controller. So details please!

jeet14 · Answer

Hi,Please refer the example design for MSGDMA for Arria 10. This is having NIOS II, MSGMDA.https://community.intel.com/t5/FPGA-Wiki/MSGDMA-design-example/ta-p/735335You can try porting above reference design to MAX 10.RegardsTiwari

jeet14 · Answer

Hi,Let me know if you have any query on this matter.RegardsTiwari

jeet14 · Answer

Hi,I believe your inquiry has been answered. With that, I now transition this thread to community support. Thank you.Best regards,Tiwarip/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.

Forum Discussion

MSGDMA Read and Write Masters

6 Replies

Recent Discussions

Cyclone® 10 GX Avalon®-ST Interface for PCI Express example Simulation

Agilex-7 AXI MCDMA for PCIe hang

Can't generate F-Tile Ethernet Hard IP Design Example

Avalon-MM Cyclone V Hard IP for PCI Express Intel FPGA IP Soft Reset and Hard Reset

Agilex 7 slew rate reconfiguration