Forum Discussion
Altera_Forum
Honored Contributor
17 years agoThank you for this information.
I solved the problem already by instantiating the altfp_sqrt with Datain, Result and CLK_enable signals with the megawizard and afterwards implementing this vhdl-file as custom instruction with a fixed cycle length of 17 cycles. It works fine. The timing is really good. Thank you!!!