How to instantiate the DDR2 controller with ALTMEMPHY?

Question

Hi,

I am working on my first FPGA project with cyclone III. I want to know how to instantiate the codes generated with DDR2 controller with ALTEMEMPHY IP into my top file(Verilog hdl), can anyone show me an example?

Please help!

altera_forum · Answer

Please !!!  I need your help . Any advice and guidance will be appreciated.

Forum Discussion

How to instantiate the DDR2 controller with ALTMEMPHY?

1 Reply

Recent Discussions

Where is High Speed Transceiver Demo Design in FPGA Wiki ?

ALT PLL GUI MESSDED UP ON INVOCATION

Transceiver data corruption

MAX10 TSE reference design

Can't generate F-Tile Ethernet Hard IP Design Example