How to instantiate the DDR2 controller with ALTMEMPHY?

Hi, I am working on my first FPGA project with cyclone III. I want to know how to instantiate the codes generated with DDR2 controller with ALTEMEMPHY IP into my top file(Verilog hdl), can anyo...