Forum Discussion
Altera_Forum
Honored Contributor
Honored Contributorhow to generate verilog file from dsp builder
please tell me how can i generate verilog file from dsp builder..i don't want vhdl file..
Altera_ForumHonored Contributor
Honored Contributorthis was my 3rd hit for simgen:
http://www.altera.com/support/kdb/solutions/rd07132006_347.html
