Forum Discussion
Altera_Forum
Honored Contributor
16 years agoSDRAM has a high latency and many clock cycles are necessary before a word can be written or read.
You can reach Avalon speeds by using bursts, but AFAIK this is only supported by the DDR controller and not the SDR SDRAM.