Forum Discussion

I_TAKU's avatar
I_TAKU
Icon for New Contributor rankNew Contributor
1 hour ago

GTS SDI II IP System PLL Frequency Issue in Quartus Prime Pro Edition 26.1.1

Hello,

I would like to confirm an issue regarding the System PLL frequency of the GTS SDI II IP.

According to the KDB article “Synthesis Critical Violation: IPC-40026 - System clock frequency mismatch,” there is a known issue in Quartus Prime Pro Edition 25.3 where IPC-40026 occurs when the System PLL frequency is set to a value other than 700 MHz. The article also states that this issue is planned to be fixed in a future release.

https://community.altera.com/kb/knowledge-base/synthesis-critical-violation-ipc-40026---system-clock-frequency-mismatch/353567

However, we have confirmed that the same issue still occurs in Quartus Prime Pro Edition 26.1.1.

If the version in which this issue is planned to be fixed has been determined, could you please let us know?

Best regards,

Transceiver

1 Reply

  • ai_responder's avatar
    ai_responder
    Icon for Community Manager rankCommunity Manager
    1 hour ago

    Thank you for your inquiry. To ensure an accurate response, your request has been routed to an Altera application engineer for further review and assistance.


    Note: To continue using AI Responder, please start your next inquiry with ai_responder

    Disclaimer (Beta): The AI Responder is currently provided as a beta feature. AI-generated responses may contain errors or omissions. Please verify technical guidance with official Altera documentation before implementation.

    Thank you very much.