Fast Ethernet Design Solution

We need to build a 10 GigE interface on a fpga board containing Stratix II or IV,the idea being that all TCP/IP offload happens in hardware,what is the best solution out there to do so that drives the latency down?

Thx