Forum Discussion

fa_fpga_enthusiast's avatar
fa_fpga_enthusiast
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Exploring why GSFI IP Core repeats sending command and address for each 4-byte data in Page Program

Dear Intel Support Team, We're working on two projects to communicate with Micron Flash Memory. The first one called the SPI project, uses the SPI 4-wire IP core and SPI driver. In the second proj...
Memory
fa_fpga_enthusiast's avatar
fa_fpga_enthusiast
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Hi Aik Eu,

Thanks for the reply!

To sum up, the GSFI IP Core lacks burst support for page programming (not just for page programming, but for both reading and writing).

You recommended using the Generic Quad SPI Controller II Core, but we couldn't find this IP core in the IP catalog or Platform Designer of Quartus Prime Pro version 23.4.0. Additionally, the SPI (4 Wire Serial) Intel FPGA IP Core only supports SPI mode, not Quad mode.

Thanks.