Forum Discussion

fa_fpga_enthusiast's avatar
fa_fpga_enthusiast
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Exploring why GSFI IP Core repeats sending command and address for each 4-byte data in Page Program

Dear Intel Support Team, We're working on two projects to communicate with Micron Flash Memory. The first one called the SPI project, uses the SPI 4-wire IP core and SPI driver. In the second proj...
Memory
fa_fpga_enthusiast's avatar
fa_fpga_enthusiast
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Hi Aik Eu,

Thanks for the reply!

We're employing the intel_gsfi_write_block() function, and during simulation, the value of burst count is 0x01 which is an incorrect value. The write length corresponds to a page's length (256 bytes) in our design.

This is how we are using the function:

intel_gsfi_write_block(flash_dev, sector, address, (const void *) src_ptr, num_of_bytes);

The value of num_of_bytes is 256.

Is there a method to enable burst writes using the intel_gsfi_write_block() function? Do we have control over the burst count value using the provided Intel HAL Driver?


Note: The snapshot of the simulation is attached here.

Best Regards