Design IP Core of SPI

I 'm a student, I have a excercise " Design IP Core of SPI", so I begin learing Verilog for it. So, I don't know about SPI block diagram, interface, timing ... Have anyboy can help me ? And give me some advices !

Thanks & thank !!!