ddr2 tco skew to high?

Question

I generated a ddr2 controler with cyclone2 ip core.   when i full complation used quartus2 7.2, it warning TCO skew between clock to sdram pins too high at 135ps.   how to solve it? THANK YOU !

altera_forum · Answer

The simple answer is to manually place the clk output pins. They all need to be on the same type of pin, differential clock output pairs are a good choice

altera_forum · Answer

thank you,my clock already is differential clock,and the clock pin was generated by the IP core

Forum Discussion

ddr2 tco skew to high?

2 Replies

Recent Discussions

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Agilex 7 slew rate reconfiguration

Agilex-7 AXI MCDMA for PCIe hang

Constraints not being picked for DCFIFO