DDR2 controller local_ready goes low

Question

I couldn't figure it out why the local_ready goes low after many write or read cycles. I checked and the proper_beats_in_fifo = 0. Does anyone have the similar issue with the DDR2 controller?

altera_forum · Answer

Maybe you have experienced the following issue?   http://www.alterawiki.com/wiki/local_ready_signal_issues_with_altera_external_memory_controller_ip

altera_forum · Answer

I've checked and am not sure if that the case as I don't as proper_beats_in_fifo = 0, not 1 as described in there.

altera_forum · Answer

--- Quote Start ---

Maybe you have experienced the following issue?

http://www.alterawiki.com/wiki/local_ready_signal_issues_with_altera_external_memory_controller_ip

--- Quote End ---

Thank God, finally, the lousy documentation, whole day wasted!

Look at the description of local_ready and the timing waveform of in the DDR2 documents! oh man :-s!

Forum Discussion

DDR2 controller local_ready goes low

3 Replies

Recent Discussions

How to Prevent Agilex 7 F-tile PMA Direct PHY TX Lane Skew

Agilex 7 R-Tile CXL Type-2 IP Hang with Incomplete CXL.cache Operations

Regarding the TX settings of MIPI CSI2 IP

Request for private case.

PCIe Enumeration Failure for CXL IP