Forum Discussion

Honored Contributor

14 years ago

DDR2 controller local_ready goes low

I couldn't figure it out why the local_ready goes low after many write or read cycles. I checked and the proper_beats_in_fifo = 0. Does anyone have the similar issue with the DDR2 controller?

Altera_Forum

Honored Contributor

14 years ago

--- Quote Start ---

Maybe you have experienced the following issue?

http://www.alterawiki.com/wiki/local_ready_signal_issues_with_altera_external_memory_controller_ip

--- Quote End ---

Thank God, finally, the lousy documentation, whole day wasted!

Look at the description of local_ready and the timing waveform of in the DDR2 documents! oh man :-s!

Forum Discussion

DDR2 controller local_ready goes low

Recent Discussions

Constraints not being picked for DCFIFO

F-Tile xcvr placement on DK-DEV-AGF023FA

Cyclone-V SCFIFO with M10K/MLAB memory - adding ECC

Agilex3/5 GTS Hard Ethernet IP 10G example design pin loc and io std wanted

Connecting Intel Agilex FPGA to DE1-SoC via Hub