DDR on CIII

Hi all,

I have question regarding DDR memory controller.

Is it possible to implement DDR protocol for NAND FLASH memory controller without using dedicated FPGA's DQ/DQS pair? if yes then how?

thanks,

regards,

Vijay