Forum Discussion
1 Reply
- Altera_Forum
Honored Contributor
its not even as simple as that.
M code is inherently procedural, like C. VHDL/verilog are description languages and are parallel languages. If you want to convert from simulink to HDL code you have to design your algorithm appropriatly, usually with the involvement of a hardware engineer.