Forum Discussion

UMall1's avatar
UMall1
Icon for Occasional Contributor rankOccasional Contributor
2 years ago
Solved

Configuring a PLL

I am using a Cyclone iii device and I have an interface to an Imaging sensor that receives MIPI outputs. ONE CLOCK LINE ONE SYNCHRONIZATION LINE FOUR IMAGE LINES Cyclone III has a core speed limi...
  • AqidAyman_Altera's avatar
    2 years ago

    Hello,


    From the device handbook, it mentioned that the Cyclone III device family does not

    contain dedicated serialization or deserialization circuitry. Therefore, shift registers,

    internal phase-locked loops (PLLs), and I/O cells are used to perform serial-to-parallel conversions on incoming data and parallel-to-serial conversion on outgoing data. The differential interface data serializers and deserializers (SERDES) are automatically constructed in the core logic elements (LEs) with the Quartus® II software ALTLVDS megafunction.