Altera_Forum
Honored Contributor
17 years agoCompile - Error (10481): VHDL Use Clause error at auk_ddr_controller.vhd(35):
Hey, sorry, I just want to bring this over to the IP Discussion forum. Problem is here:
http://www.alteraforum.com/forum/showthread.php?t=4665 (http://www.alteraforum.com/forum/showthread.php?t=4665) I'm trying to compile the PCIe to DDR2 reference design and Quartus gives the following error:Info: Found 2 design units, including 1 entities, in source file auk_ddr_controller.vhd
Info: Found design unit 1: auk_ddr_controller-rtl
Info: Found entity 1: auk_ddr_controller
Error (10481): VHDL Use Clause error at auk_ddr_controller.vhd(35): design library "auk_ddr_lib" does not contain primary unit "auk_ddr_functions"
Error (10800): VHDL error at auk_ddr_controller.vhd(35): selected name in use clause is not an expanded name Since the whole mess is generated by the DDR2 controller MegaFunction and presumably brought in all the settings when I converted from the 7.1 to the 8.0 SP1 Megacore IP, I'm not sure how to proceed. Thanks for your help. Leslie