can not understand the figure of High-Performance controller ?

That's a glitch.. Probably caused by combinational logic after the last flip-flop in the data path to those signals.

If the signal was being used by a clock somewhere it would be an issue. But as long as it's stable before the next rising edge it should be ok for the date path. it's fine.