Altera Development Tools

1a. Free Tools

as the name already says, these tools are free of charge so you do not need to pay for them, some functions may be restricted to the "full" or paid version.

1b. Evaluation Tools

normaly they have almost all features like the full paid version except that they will run only 30 days, or allow you a limited amount of savings or compile, or they won't let you produce certain designs that can be used for production

1c Licenced tools

well they are nomaly not limited and if you have tried some of the other two tools and think that you want this tools from this manufacture you might need to buy the full licenced version. if you want to use nios and create files for production you need a lincence. well with quartus 9.1 the nios-e does not require a licence

2 yes correct

3. no and yes

FPGA are RAM based chips so they forgett there configuration with removing the power, they need to be reconfigured again. but some fpga from other manucature have nonvolatile features.

the CPLDs like MAX II are nonvolatile

4. for altera devices, use quartus 9.1 web edition

--- Quote Start ---

Hello

1. Can some one explain the differences between free Tools, Evaluation Tools, Licenced Tools ?

By free Tools, I mean tools one can get free of charges. Say download from web, develop a small applications, test it on the CPLD / FPGA an use the CPLD / FPGA.

2. I have a small application consisting of

- 3, 16 bit counters

- 5, 8 bit Latches

- Finite State Macine / State Control Machine of 30 - 50 Gates

- Glue Logic - arroun 20 Gates

A low end FPGA or High end CPLD should b adequate.

It it correct ?

3. Altera FPGA / CPLD chips are non volatile.

They retain the configuration after the power is rmoved from the board.

The configuration n not be loaded every time they are switch on.

Similar to ROM BIOS of a PC.

Is it corrct ??

4. Please recomend tools to be used. If possible free tools.

Thanks in advance.

GKM

--- Quote End ---

Hi,

only one remark to MSchmitt's reply. You can store your design data in a EPROM. The

FPGA still loses it programming when you switch the power off, but it will re-configurate

automatically at power-up.

Kind regards

GPK