Hi, can someone please explain me why some DSP builder blocks have aclr and others sclr input ? what's the difference and how does it influence the generated vhdl code ? Thanks ppl !
--- Quote Start --- read about setup and hold, and metastability. --- Quote End --- thank you, that was the answer I was looking for ... omg what a nerd