Altera_Forum
Honored Contributor
12 years agoWire assignment in verilog
Hi All,
When going through a reference design i encountered a particular type of wire assignment as follows. data[92-:8]=a; what does this part[92-:8] mean? is it actually 92:84 ie 92:(92-8)? Thanks in advance