Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorWire assignment in verilog
Hi All, When going through a reference design i encountered a particular type of wire assignment as follows. data[92-:8]=a; what does this part[92-:8] mean? is it actually 92:84 ie 92:(9...
Altera_ForumHonored Contributor
Honored Contributor --- Quote Start --- You have it mostly correct, but it would actually be equivalent to data[92:85]. It means to include 8 bits total starting from data[92] and counting down. [92:84] would be 9 bits instead. --- Quote End --- Thanks for confirming and making it clear
