the synthesis of a verilog program

hello all i'm trying to convert my verilog program into a design just to see the circuit how they look like, the whole compilation was successful including synthesis but i couldn't find the corr...